

FIG. 3
SYSTEM WITH
BROKEN LINK




FIG. 4
NODE ARCHITECTURE




FIG. 5
OVERALL LOGIC

